BIT ERROR NOTIFICATION AND ESTIMATION IN REDUNDANT SUCCESSIVE-APPROXIMATION ADC


Abstract

The article is devoted to research on the possibilities to use redundant number systems for bit error notification in a successive-approximation ADC during the main conversion mode. The transfer function of a successive-approximation ADC with a non-binary radix is analyzed. If the radix is less than 2, not all possible code combinations appear on the converter output. The process of formation of unused combinations is investigated. The relationship between the bit’s deviations and the list of unused combinations is established. The possibilities of estimating the bit error value without interrupting the process of analog-to-digital conversion is considered.


Keywords

successive-approximation ADC; redundant number systems; ADC transfer function

Chakradhar A., Rajesh Kumar Srivastava, Sreenivasa Rao Ijjada: Calibration Techniques of Analog to Digital Converters (ADCs). International Journal of Innovative Technology and Exploring Engineering 8, 2019, 415–419. DOI: https://doi.org/10.35940/ijitee.L1104.10812S19

Hae-Seung Lee.: A Self-calibrating 15-bit CMOS A/D Converter. IEEE J. Solid-State Circuits 19(6), 1984, 813–817. DOI: https://doi.org/10.1109/JSSC.1984.1052231

Hae-Seung Lee, Hodges D. A.: Self-calibration technique for A/D converters. IEEE Transactions on circuits and systems 30(3), 1983, 188–190. DOI: https://doi.org/10.1109/TCS.1983.1085339

Khen-Sang Tan, Kiriaki S., de Wit M.: Error correction techniques for high-performance differential A/D Converters. IEEE J. Solid-State Circuits 25(6), 1990, 1318–1327. DOI: https://doi.org/10.1109/4.62175

McCreary J. L.: Matching properties, and voltage and temperature dependence of MOS capacitors. IEEE J. Solid-State Circuits 16, 1981, 608–616. DOI: https://doi.org/10.1109/JSSC.1981.1051651

McNeill J., Coln M. C. W., Larivee B. J.: “Split ADC” Architecture for Deterministic Digital Background Calibration of a 16-bit 1-MS/s ADC. IEEE J. Solid-State Circuits 40(12), 2005, 2437–2445. DOI: https://doi.org/10.1109/JSSC.2005.856291

Zakharchenko S., Zakharchenko M., Humeniuk R.: Method of determining the unused combinations in the ADC of successive approximation with weight redundancy. International Conference Methods and Means of Encoding, Protection and Compression of Information (MMEPCI 2017), 114–117.

Download

Published : 2020-12-20


Zakharchenko , S., & Humeniuk, R. (2020). BIT ERROR NOTIFICATION AND ESTIMATION IN REDUNDANT SUCCESSIVE-APPROXIMATION ADC. Informatyka, Automatyka, Pomiary W Gospodarce I Ochronie Środowiska, 10(4), 29-32. https://doi.org/10.35784/iapgos.2225

Serhii Zakharchenko  
Vinnytsia National Technical University, Department of Computer Facilities, Vinnytsia, Ukraine   Ukraine
http://orcid.org/0000-0003-3977-2908
Roman Humeniuk  romchik003@gmail.com
Vinnytsia National Technical University, Department of Computer Facilities  Ukraine
https://orcid.org/0000-0001-9986-8894